



**FIG. 2**  
 PRIOR ART




**FIG. 3**




[illegible]


*FIG. 5*



**FIG. 6**



*FIG. 7*



The diagram illustrates a biasing network for a core circuitry. It features a vertical signal line with several transistors (301, 303, 207, 305, 307) connected to it. The top of the line is connected to a 3.3 VOLT source (V<sub>DDO</sub>). The bottom of the line is connected to ground. A BIAS\_MID signal is connected to the gate of transistor 207. The output of the network is connected to a CORE CIRCUITRY block (803) via a transistor (801) and a resistor (309).



FIG. 9A






FIG. 9B




*FIG. 9C*




The diagram illustrates a PMOS biasing circuit for a 1T1C1D1T1 structure. It includes a PMOS BIAS CIRCUIT (405) and a WELL BIASING CIRCUIT (301). The PMOS BIAS CIRCUIT (405) is powered by  $V_{DDC}$  (1.2V) and an OUTPUT ENABLE (OE) signal. It provides a gate voltage  $V_{GP1}$  to the PMOS transistor (1003) in the WELL BIASING CIRCUIT (301). The WELL BIASING CIRCUIT (301) also includes a PMOS transistor (1005) and an NMOS transistor (1001). The NMOS transistor (1001) is biased by a signal from the PMOS BIAS CIRCUIT (405) through a resistor (303). The output of the PMOS BIAS CIRCUIT (405) is connected to the gate of the PMOS transistor (1003) and the drain of the NMOS transistor (1001). The PMOS transistor (1003) is connected to  $V_{DDO}$  and the NMOS transistor (1001) is connected to  $V_{PAD}$ . A resistor (309) is connected between  $V_{DDO}$  and  $V_{PAD}$ . The PMOS BIAS CIRCUIT (405) also includes a PMOS transistor (403) and an NMOS transistor (407) connected to  $V_{DDO}$  and  $V_{PAD}$  respectively. The PMOS BIAS CIRCUIT (405) is also connected to a signal (409) and a signal (401).


*FIG. 11A*



*FIG. 11B*




*FIG. 11C*




901


FIG. 11D








*FIG. 13*





The circuit diagram shows a differential pair of transistors, 1506 and 1507, with a current mirror load. Transistor 1506 has its gate connected to  $V_{DD0}$  and its source connected to  $BIAS\_MID$ . Transistor 1507 has its gate connected to  $V_{DD0}$  and its source connected to  $V_{DDC}$ . The drains of 1506 and 1507 are connected to a common node, which is also the gate of transistor 1505. Transistor 1505 has its source connected to  $V_{PWR}$  and its gate connected to  $V_{DDP}$ . The output of the circuit is taken from the drain of transistor 1505.

901





FIG. 17



**FIG. 18**

